

General Description

The MAX4230-MAX4234 single/dual/guad, high-outputdrive CMOS op amps feature 200mA of peak output current, rail-to-rail input, and output capability from a single 2.7V to 5.5V supply. These amplifiers exhibit a high slew rate of 10V/µs and a gain-bandwidth product (GBWP) of 10MHz. The MAX4230-MAX4234 can drive typical headset levels (32 Ω), as well as bias an RF power amplifier (PA) in wireless handset applications.

The MAX4230 comes in a tiny 5-pin SC70 package and the MAX4231, single with shutdown, is offered in a 6-pin SC70 package and in 1.5mm x 1.0mm UCSP and thin µDFN packages. The dual op-amp MAX4233 is offered in the space-saving 10-bump chip-scale package (UCSP™), providing the smallest footprint area for a dual op amp with shutdown.

These op amps are designed to be part of the PA control circuitry, biasing RF PAs in wireless headsets. The MAX4231/MAX4233 offer a SHDN feature that drives the output low. This ensures that the RF PA is fully disabled when needed, preventing unconverted signals to the RF antenna.

The MAX4230 family offers low offsets, wide bandwidth, and high-output drive in a tiny 2.1mm x 2.0mm spacesaving SC70 package. These parts are offered over the automotive temperature range (-40°C to +125°C).

Applications

RF PA Biasing Controls in Handset Applications Portable/Battery-Powered Audio Applications Portable Headphone Speaker Drivers (32 Ω) Audio Hands-Free Car Phones (Kits) Laptop/Notebook Computers/TFT Panels Sound Ports/Cards Set-Top Boxes Digital-to-Analog Converter Buffers Transformer/Line Drivers **Motor Drivers**

Selector Guide appears at end of data sheet. Pin Configurations appear at end of data sheet.

UCSP is a trademark of Maxim Integrated Products, Inc.

Features

- ◆ 200mA Output Drive Capability
- ♦ Rail-to-Rail Input and Output
- ♦ 1.1mA Supply Current per Amplifier
- ♦ 2.7V to 5.5V Single-Supply Operation
- **♦ 10MHz Gain-Bandwidth Product**
- ♦ High Slew Rate: 10V/µs
- ♦ 100dB Voltage Gain (R_L = 100kΩ)
- ♦ 85dB Power-Supply Rejection Ratio
- ♦ No Phase Reversal for Overdriven Inputs
- ♦ Unity-Gain Stable for Capacitive Loads to 780pF
- **♦ Low-Power Shutdown Mode Reduces Supply** Current to < 1µA
- ♦ Available in 5-Pin SC70 Package (MAX4230) and 6-Pin, UCSP and Thin µDFN Packages (MAX4231)
- ♦ Available in 10-Bump UCSP Package (MAX4233)


Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX4230AXK+T	-40°C to +125°C	5 SC70	ACS
MAX4230AUK+T	-40°C to +125°C	5 SOT23	ABZZ
MAX4231AXT+T	-40°C to +125°C	6 SC70	ABA
MAX4231AUT+T	-40°C to +125°C	6 SOT23	ABNF
MAX4231ART+T	-40°C to +125°C	6 UCSP	AAM
MAX4231AYT+T	-40°C to +125°C	6 Thin μDFN	+AH

⁺Denotes a lead-free(Pb)/RoHS-compliant package.

Ordering Information continued at end of data sheet.

Typical Operating Circuit



MIXIM

Maxim Integrated Products 1

T = Tape and reel.

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (V _{DD} to V _{SS})(V _{SS} - 0.3V) to (V _{DD} + 0.3V)
Output Short-Circuit Duration to VDD or VSS (Note 1)10s
Continuous Power Dissipation (Multilayer, $T_A = +70^{\circ}C$)
5-Pin SC70 (derate 3.1mW/°C above +70°C)247mW
5-Pin SOT23 (derate 3.9mW/°C above +70°C)313mW
6-Pin SC70 (derate 3.1mW/°C above +70°C)245mW
6-Pin SOT23 (derate 13.4mW/°C above +70°C)1072mW
6-Pin Thin µDFN (derate 2.1mW/°C above +70°C)170.2mW
6-Bump UCSP (derate 3.9mW/°C above +70°C)308.3mW
8-Pin SOT23 (derate 5.1mW/°C above +70°C)408.2mW

8-Pin μ MAX® (derate 4.8mW/°C above +70°C)387.8mW 10-Pin μ MAX (derate 8.8mW/°C above +70°C)707.3mW 10-Bump UCSP (derate 5.6mW/°C above +70°C)952.4mW 14-Pin SO (derate 11.9mW/°C above +70°C)952.4mW 14-Pin TSSOP (derate 10mW/°C above +70°C)796.8mW Operating Temperature Range-40°C to +125°C Junction Temperature Range-65°C to +150°C Storage Temperature Range-65°C to +150°C Lead Temperature (excluding 6 and 10 UCSP, soldering, 10s)+300°C Soldering Temperature (reflow)+260°C

Note 1: Package power dissipation should also be observed.

μΜΑΧ is a registered trademark of Maxim Integrated Products, Inc.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = (V_{DD}/2), R_L = \infty$ connected to $(V_{DD}/2), V_{\overline{SHDN}} = V_{DD}, T_A = +25^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL		COND	OITION	IS	MIN	TYP	MAX	UNITS	
Operating Supply Voltage Range	V _{DD}	Inferred from	PSRR te	est		2.7		5.5	V	
Input Offset Voltage	Vos						0.85	±6	mV	
Input Bias Current (Note 4)	ΙΒ	V _{CM} = V _{SS} to	V _{DD}					1	рА	
Input Offset Current	Ios	$V_{CM} = V_{SS}$ to	V _{DD}				50		рА	
Input Resistance	RIN						1000		МΩ	
Common-Mode Input Voltage Range	V _{CM}	Inferred from	CMRR t	test		V _{SS}		V_{DD}	٧	
Common-Mode Rejection Ratio	CMRR	Vss < Vcm <	V_{DD}			52	70		dB	
Power-Supply Rejection Ratio	PSRR	$V_{DD} = 2.7V \text{ to}$	o 5.5V			73	85		dB	
Shutdown Output Impedance	Rout	VSHDN = 0V	(Note 3)				10		Ω	
Output Voltage in Shutdown	Vout(SHDN)	$V_{\overline{SHDN}} = 0V,$	$R_{L} = 20$	0Ω (N	ote 3)		68	120	mV	
	Avol	V _{SS} + 0.20V < V _{OUT} < V _{DD} - 0.20V		RL =	100kΩ		100		dB	
Large-Signal Voltage Gain				RL =	2kΩ	85	98			
				RL =	200Ω	74	80			
		$R_{L} = 32\Omega$ $V_{DD} - V_{OH}$ $V_{OL} - V_{SS}$		- VoH		400	500			
				V _{OL} - V _{SS}			360	500		
Output Voltage Swing	Volum	$R_L = 200\Omega$		V _{DD} - V _{OH}			80	120	mV	
Output Voltage Swing	Vout			V _{OL} - V _{SS}			70	120	1110	
		$R_L = 2k\Omega$		V _{DD} - V _{OH} V _{OL} - V _{SS}			8	14		
		n[= 2K 12					7	14		
Output Source/Sink Current	lour	$V_{DD} = 2.7V, V_{IN} = \pm 100 \text{mV}$			70		mA			
Output Source/Sink Current	lout	$V_{DD} = 5V, V_{II}$	N = ±10	0mV			200		IIIA	
				0.71.4	V _{DD} - V _{OH}		128	200		
	ĺ	I∟ = 10mA	$V_{DD} =$	2./V	Vol - Vss		112	175	j ,,	
Output Voltage				5) (V _{DD} - V _{OH}		240	320	mV	
		$I_L = 30 \text{mA}$ V_{DD}		5V	V _{OL} - V _{SS}		224	300	7	

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = (V_{DD}/2), R_L = \infty$ connected to $(V_{DD}/2), V_{\overline{SHDN}} = V_{DD}, T_A = +25^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Quiescent Supply Current (per	loo	$V_{DD} = 5.5V, V_{CM} = V_{DD} / 2$	$V_{DD} = 5.5V, V_{CM} = V_{DD} / 2$		1.2	2.3	mA
Amplifier)	IDD	$V_{DD} = 2.7V, V_{CM} = V_{DD} / 2$	V _{DD} = 2.7V, V _{CM} = V _{DD} / 2		1.1	2.0	IIIA
Shutdown Supply Current (per	lee (ourse)	V ariori OV Di	$V_{DD} = 5.5V$		0.5	1	
Amplifier) (Note 3)	IDD(SHDN)	V SHDN = 0V, R _L = ∞	$V_{DD} = 2.7V$		0.1	1	μΑ
CUDN Logic Throshold (Note 2)	V _{IL}	Shutdown mode	Shutdown mode			0.8	V
SHDN Logic Threshold (Note 3)	VIH	Normal mode		V _{DD} x 0.5	7		V
SHDN Input Bias Current		V _{SS} < V _{SHDN} < V _{DD} (Note	3)		50	·	рА

DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = (V_{DD}/2), R_L = \infty$ connected to $(V_{DD}/2), V_{\overline{SHDN}} = V_{DD}, T_A = -40$ to +125°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL		CONDITIONS		MIN	TYP	MAX	UNITS
Operating Supply Voltage Range	V_{DD}	Inferred from I	PSRR test		2.7		5.5	V
Input Offset Voltage	Vos						±8	mV
Offset-Voltage Tempco	ΔV _{OS} /ΔT					±3		μV/°C
lacest Diag Ossument (Nata 4)	,	$T_A = -40^{\circ}C$ to	+85°C				17	0
Input Bias Current (Note 4)	lΒ	$T_A = -40^{\circ}C$ to	+125°C				550	рА
Common-Mode Input Voltage Range	Vсм	Inferred from (CMRR test		V _{SS}		V_{DD}	V
Common-Mode Rejection Ratio	CMRR	V _{SS} < V _{CM} < '	V _{DD}		46			dB
Power-Supply Rejection Ratio	PSRR	$V_{DD} = 2.7V$ to	5.5V		70			dB
Output Voltage in Shutdown	Vout(SHDN)	VSHDN < 0V, I	$R_L = 200\Omega$ (No	te 3)			150	mV
Lavas Cianal Valtaga Caia	A	V 0 0V . V	\/ 0.0\/	$R_L = 2k\Omega$	76			dB
Large-Signal Voltage Gain	Avol	Vss + 0.2V <	$<$ VDD - 0.2V $R_L = 200\Omega$		67			ав
		$ H_1 = 32\Omega$, $ A_1 = +85^{\circ}C $		V _{DD} - V _{OH}			650	
				V _{OL} - V _{SS}			650]
Output Valtage Swing	\/a -	D 0000		V _{DD} - V _{OH}			150]
Output Voltage Swing	Vout	$R_L = 200\Omega$		V _{OL} - V _{SS}			150	mV
		D: 0140		V _{DD} - V _{OH}			20	
	$R_L = 2k\Omega$			V _{OL} - V _{SS}			20	
		I. 10ma A	\/ 0.7\/	V _{DD} - V _{OH}			250	
		I _L = 10mA	$V_{DD} = 2.7V$	V _{OL} - V _{SS}			230]
Output Voltage		IL = 30mA,	Vpp = 5V	V _{DD} - V _{OH}			400	mV
		$T_A = -40$ °C $V_{DD} = 5V$ to $+85$ °C	V _{OL} - V _{SS}			370		

DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = (V_{DD}/2), R_L = \infty$ connected to $(V_{DD}/2), V_{\overline{SHDN}} = V_{DD}, T_A = -40$ to +125°C, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Quiescent Supply Current	laa	I_{DD} $V_{DD} = 5.5V, V_{CM} = V_{DD}/2$ $V_{DD} = 2.7V, V_{CM} = V_{DD}/2$				2.8	mA
(per Amplifier)	טטי					2.5	MA
Shutdown Supply Current	Inn (output)	V SHDN < 0V, RL = ∞	$V_{DD} = 5.5V$			2.0	
(per Amplifier) (Note 3)	IDD(SHDN)	VSHDN < UV, NL = ∞	$V_{DD} = 2.7V$			2.0	μA
CUDN Logic Throshold (Note 2)	VIL	/IL Shutdown mode			•	0.8	\/
SHDN Logic Threshold (Note 3)	VIH	Normal mode		V _{DD} x 0.6	1		V

AC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = (V_{DD}/2), R_L = \infty$ connected to $(V_{DD}/2), V_{\overline{SHDN}} = V_{DD}, T_A = +25^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP MAX	UNITS
Gain-Bandwidth Product	GBWP	$V_{CM} = V_{DD}/2$	10	MHz
Full-Power Bandwidth	FPBW	$V_{OUT} = 2V_{P-P}, V_{DD} = 5V$	0.8	MHz
Slew Rate	SR		10	V/µs
Phase Margin	PM		70	Degrees
Gain Margin	GM		15	dB
Total Harmonic Distortion Plus Noise	THD+N	f = 10kHz, V _{OUT} = 2V _{P-P} , A _{VCL} = 1V/V	0.0005	%
Input Capacitance	CIN		8	pF
Voltage Neige Depoits		f = 1kHz	15	nV/√Hz
Voltage-Noise Density	en	f = 10kHz 12		110/1002
Channel-to-Channel Isolation		$f = 1kHz, R_L = 100k\Omega$	125	dB
Capacitive-Load Stability		A _{VCL} = 1V/V, no sustained oscillations	780	рF
Shutdown Time	tshdn	(Note 3)	1	μs
Enable Time from Shutdown	tenable	(Note 3)	1	μs
Power-Up Time	ton		5	μs


Note 2: All units 100% tested at +25°C. All temperature limits are guaranteed by design.

Note 3: SHDN logic parameters are for the MAX4231/MAX4233 only.

Note 4: Guaranteed by design.


Typical Operating Characteristics

(VDD = 2.7V, VSS = 0V, VCM = VDD/2, VOUT = VDD/2, RL = ∞, connected to VDD/2, VSHDN = VDD, TA = +25°C, unless otherwise noted.)




GAIN AND PHASE vs. FREQUENCY $(C_L = 250pF)$ 120 60 90 50 60 40 30 PHASE (DEGREES) 0 30 GAIN (dB) 20 -30 10 -60 -90 0 -10 -120 1000V/V = 250 nF-20 -150 0.01k 0.1k 1k 100k 1M 10M 100M 10k FREQUENCY (Hz)


POWER-SUPPLY REJECTION RATIO vs. FREQUENCY








SUPPLY CURRENT vs. TEMPERATURE




SUPPLY CURRENT vs. TEMPERATURE (SHDN = LOW)




Typical Operating Characteristics (continued)


 $(V_{DD} = 2.7V, V_{SS} = 0V, V_{CM} = V_{DD}/2, V_{OUT} = V_{DD}/2, R_L = \infty$, connected to $V_{DD}/2, V_{\overline{SHDN}} = V_{DD}, T_A = +25^{\circ}C$, unless otherwise noted.)





Typical Operating Characteristics (continued)


(VDD = 2.7V, VSS = 0V, VCM = VDD/2, VOUT = VDD/2, RL = ∞, connected to VDD/2, VSHDN = VDD, TA = +25°C, unless otherwise noted.)























Pin Description

			PIN					
MAX4230 SOT23/ SC70	MAX4231 SOT23/ SC70/Thin µDFN	MAX4231 UCSP	MAX4232 SOT23/ μΜΑΧ	MAX4233 μMAX	MAX4233 UCSP	MAX4234 TSSOP/ SO	NAME	FUNCTION
1	1	B1	_	_	_	_	IN+	Noninverting Input
2	2	A1	4	4	B4	11	V _{SS}	Negative Supply Input. Connect to ground for single-supply operation.
3	3	B2	_	_	_	_	IN-	Inverting Input
4	4	A2	_	_	_	_	OUT	Amplifier Output
5	6	А3	8	10	B1	4	V_{DD}	Positive Supply Input
_	5	ВЗ	_	5, 6	C4, A4	_	SHDN, SHDN1, SHDN2	Shutdown Control. Tie to high for normal operation.
_	_	_	3	3	C3	3	IN1+	Noninverting Input to Amplifier 1
_	_	_	2	2	C2	2	IN1-	Inverting Input to Amplifier 1
_	_	_	1	1	C1	1	OUT1	Amplifier 1 Output
_	_	_	5	7	А3	5	IN2+	Noninverting Input to Amplifier 2
_	_	_	6	8	A2	6	IN2-	Inverting Input to Amplifier 2
	_	_	7	9	A1	7	OUT2	Amplifier 2 Output
					_	10, 12	IN3+,	Noninverting Input to Amplifiers 3 and 4
	_					9, 13	IN3-, IN4-	Inverting Input to Amplifiers 3 and 4
_	_	_	_	_	_	8, 14	OUT3, OUT4	Amplifiers 3 and 4 Outputs

Detailed Description

Rail-to-Rail Input Stage

The MAX4230–MAX4234 CMOS operational amplifiers have parallel-connected n- and p-channel differential input stages that combine to accept a common-mode range extending to both supply rails. The n-channel stage is active for common-mode input voltages typically greater than (VSS + 1.2V), and the p-channel stage is active for common-mode input voltages typically less than (VDD - 1.2V).

Applications Information

Package Power Dissipation

Warning: Due to the high output current drive, this op amp can exceed the absolute maximum power-dissipation rating. As a general rule, as long as the peak current is less than or equal to 40mA, the maximum package power dissipation is not exceeded for any of the package types offered. There are some exceptions to this rule, however. The absolute maximum power-dissipation rating of each package should always be verified using the following equations. The equation below gives an approximation of the package power dissipation:

 $P_{IC(DISS)} \cong V_{RMS} I_{RMS} COS \theta$

where:

V_{RMS} = RMS voltage from V_{DD} to V_{OUT} when sourcing current and RMS voltage from V_{OUT} to V_{SS} when sinking current.

I_{RMS} = RMS current flowing out of or into the op amp and the load.

 θ = phase difference between the voltage and the current. For resistive loads, COS θ = 1.

3 _______NIXI/N




Figure 1. MAX4230/MAX4231 Used in Single-Supply Operation Circuit Example

For example, the circuit in Figure 1 has a package power dissipation of 196mW:

RMS
$$\cong$$
 $(V_{DD} - V_{DC}) + \frac{V_{PEAK}}{\sqrt{2}}$
 $= 3.6V - 1.8V + \frac{1.0V}{\sqrt{2}} = 2.507V_{RMS}$
 $I_{RMS} \cong I_{DC} + \frac{I_{PEAK}}{\sqrt{2}} = \frac{1.8V}{32\Omega} + \frac{1.0V/32\Omega}{\sqrt{2}}$
 $= 78.4 \text{mA}_{RMS}$

where:

V_{DC} = the DC component of the output voltage.

IDC = the DC component of the output current.

 V_{PEAK} = the highest positive excursion of the AC component of the output voltage.

IPEAK = the highest positive excursion of the AC component of the output current.

Therefore:

$$PIC(DISS) = VRMS | RMS | COS \theta$$

= 196mW

Adding a coupling capacitor improves the package power dissipation because there is no DC current to the load, as shown in Figure 2:




Figure 2. Circuit Example: Adding a Coupling Capacitor Greatly Reduces Power Dissipation of its Package

$$V_{RMS} \approx \frac{V_{PEAK}}{\sqrt{2}}$$

$$= \frac{1.0V}{\sqrt{2}} = 0.707V_{RMS}$$

$$I_{RMS} \approx I_{DC} + \frac{I_{PEAK}}{\sqrt{2}} = 0A + \frac{1.0V/32\Omega}{\sqrt{2}}$$

$$= 22.1mA_{RMS}$$

Therefore:

$$PIC(DISS) = VRMS IRMS COS \theta$$

= 15.6mW

If the configuration in Figure 1 were used with all four of the MAX4234 amplifiers, the absolute maximum power-dissipation rating of this package would be exceeded (see the *Absolute Maximum Ratings* section).

60mW Single-Supply Stereo Headphone Driver

Two MAX4230/MAX4231s can be used as a single-supply, stereo headphone driver. The circuit shown in Figure 2 can deliver 60mW per channel with 1% distortion from a single 5V supply.

The input capacitor (C_{IN}), in conjunction with R_{IN} , forms a highpass filter that removes the DC bias from the incoming signal. The -3dB point of the highpass filter is given by:

$$f_{-3dB} = \frac{1}{2\pi R_{IN}C_{IN}}$$




Figure 3. Dual MAX4230/MAX4231 Bridge Amplifier for 200mW at 3V

Choose gain-setting resistors R_{IN} and R_F according to the amount of desired gain, keeping in mind the maximum output amplitude. The output coupling capacitor, C_{OUT}, blocks the DC component of the amplifier output, preventing DC current flowing to the load. The output capacitor and the load impedance form a highpass filer with the -3dB point determined by:

$$f_{-3dB} = \frac{1}{2\pi R_L C_{OUT}}$$

For a 32Ω load, a $100\mu F$ aluminum electrolytic capacitor gives a low-frequency pole at 50Hz.

Bridge Amplifier

The circuit shown in Figure 3 uses a dual MAX4230 to implement a 3V, 200mW amplifier suitable for use in size-constrained applications. This configuration eliminates the need for the large coupling capacitor required by the single op-amp speaker driver when single-supply operation is necessary. Voltage gain is set to 10V/V; however, it can be changed by adjusting the $82k\Omega$ resistor value.

Rail-to-Rail Input Stage

The MAX4230–MAX4234 CMOS op amps have parallel-connected n- and p-channel differential input stages that combine to accept a common-mode range extending to both supply rails. The n-channel stage is active for common-mode input voltages typically greater than (Vss + 1.2V), and the p-channel stage is active for common-mode input voltages typically less than (VDD - 1.2V).




Figure 4. Rail-to-Rail Input/Output Range

Rail-to-Rail Output Stage

The minimum output is within millivolts of ground for single-supply operation, where the load is referenced to ground (VSS). Figure 4 shows the input voltage range and the output voltage swing of a MAX4230 connected as a voltage follower. The maximum output voltage swing is load dependent; however, it is guaranteed to be within 500mV of the positive rail (VDD = 2.7V) even with maximum load (32 Ω to ground).

Observe the *Absolute Maximum Ratings* for power dissipation and output short-circuit duration (10s, max) because the output current can exceed 200mA (see the *Typical Operating Characteristics*.)

Input Capacitance

One consequence of the parallel-connected differential input stages for rail-to-rail operation is a relatively large input capacitance C_{IN} (5pF typ). This introduces a pole at frequency (2 π R'C_{IN})-1, where R' is the parallel combination of the gain-setting resistors for the inverting or noninverting amplifier configuration (Figure 5). If the pole frequency is less than or comparable to the unity-gain bandwidth (10MHz), the phase margin is reduced, and the amplifier exhibits degraded AC performance through either ringing in the step response or sustained oscillations. The pole frequency is 10MHz when R' = $2k\Omega$. To maximize stability, R' << $2k\Omega$ is recommended.




Figure 5. Inverting and Noninverting Amplifiers with Feedback Compensation

To improve step response when R' > $2k\Omega$, connect small capacitor C_f between the inverting input and output. Choose C_f as follows:

$$C_f = 8(R / R_f) [pf]$$

where R_f is the feedback resistor and R is the gain-setting resistor (Figure 5).

Driving Capacitive Loads

The MAX4230–MAX4234 have a high tolerance for capacitive loads. They are stable with capacitive loads up to 780pF. Figure 6 is a graph of the stable operating region for various capacitive loads vs. resistive loads. Figures 7 and 8 show the transient response with excessive capacitive loads (1500pF), with and without the addition of an isolation resistor in series with the output. Figure 9 shows a typical noninverting capacitive-load-driving circuit in the unity-gain configuration.




Figure 6. Capacitive-Load Stability




Figure 7. Small-Signal Transient Response with Excessive Capacitive Load




Figure 8. Small-Signal Transient Response with Excessive Capacitive Load with Isolation Resistor




Figure 9. Capacitive-Load-Driving Circuit




Figure 11. Shutdown Enable/Disable Supply Current




Figure 10. Shutdown Output Voltage Enable/Disable




Figure 12. Power-Up/Down Supply Current

The resistor improves the circuit's phase margin by isolating the load capacitor from the op amp's output.

Power-Up and Shutdown Modes


The MAX4231/MAX4233 have a shutdown option. When the shutdown pin (\$\overline{SHDN}\$) is pulled low, supply current drops to 0.5µA per amplifier (\$V_{DD} = 2.7V\$), the amplifiers are disabled, and their outputs are driven to \$V_{SS}\$. Since the outputs are actively driven to \$V_{SS}\$ in shutdown, any pullup resistor on the output causes a current drain from the supply. Pulling \$\overline{SHDN}\$ high enables the amplifier. In the dual MAX4233, the two amplifiers shut down independently. Figure 10 shows the MAX4231's output voltage to a shutdown pulse. The MAX4231-MAX4234 typically settle within 5µs after power-up. Figures 11 and 12 show \$I_{DD}\$ to a shutdown plus and voltage power-up cycle.

Selector Guide

PART	AMPS PER PACKAGE	SHUTDOWN MODE
MAX4230	Single	_
MAX4231	Single	Yes
MAX4232	Dual	_
MAX4233	Dual	Yes
MAX4234	Quad	_

When exiting shutdown, there is a 6µs delay before the amplifier's output becomes active (Figure 10).

Pin Configurations



Power Supplies and Layout

The MAX4230–MAX4234 can operate from a single 2.7V to 5.5V supply, or from dual ±1.35V to ±2.5V supplies. For single-supply operation, bypass the power supply with a 0.1µF ceramic capacitor. For dual-supply operation, bypass each supply to ground. Good layout improves performance by decreasing the amount of stray capacitance at the op amps' inputs and outputs. Decrease stray capacitance by placing external components close to the op amps' pins, minimizing trace and lead lengths.

Chip Information

MAX4230 TRANSISTOR COUNT: 230 MAX4231 TRANSISTOR COUNT: 230 MAX4232 TRANSISTOR COUNT: 462 MAX4233 TRANSISTOR COUNT: 462 MAX4234 TRANSISTOR COUNT: 924

_Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	TOP MARK
MAX4232 AKA+T	-40°C to +125°C	8 SOT23	AAKW
MAX4232AUA+T	-40°C to +125°C	8 µMAX	_
MAX4233AUB+T	-40°C to +125°C	10 μMAX	_
MAX4233ABC+T	-40°C to +125°C	10 UCSP	ABF
MAX4234AUD	-40°C to +125°C	14 TSSOP	_
MAX4234AUD/V+	-40°C to +125°C	14 TSSOP	+YWD
MAX4234ASD	-40°C to +125°C	14 SO	_


⁺Denotes a lead-free(Pb)/RoHS-compliant package.

T = Tape and reel.


^{*}EP = Exposed pad.

Package Information


PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
5 SC70	X5+1	<u>21-0076</u>	<u>90-0188</u>
6 SC70	X6SN+1	21-0077	<u>90-0189</u>
5 SOT23	U5+1	21-0057	<u>90-0174</u>
6 SOT23	U6SN+1	21-0058	<u>90-0175</u>
8 μMAX	U8+1	21-0036	90-0092
8 SOT23	K8+5	21-0078	<u>90-0176</u>
10 μMAX	U10+2	21-0061	<u>90-0330</u>
10 UCSP	B12+4	21-0104	_
6 UCSP	R61A1+1	21-0228	_
6 Thin μDFN	Y61A1+1	21-0190	<u>90-0233</u>
14 TSSOP	U14+1	21-0066	<u>90-0113</u>
14 SO	S14+1	21-0041	90-0112




Package Information (continued)



Package Information (continued)



Package Information (continued)



Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.

FOOT LENGTH MEASURED AT INTERCEPT POINT BETWEEN DATUM A & LEAD SURFACE.

- 3. PACKAGE DUTLINE EXCLUSIVE OF MOLD FLASH & METAL BURR MOLD FLASH, PROTRUSION OR METAL BURR SHOULD NOT EXCEED 0.25mm.
- 4. PACKAGE DUTLINE INCLUSIVE OF SOLDER PLATING.
- 5. PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT. (SEE EXAMPLE TOP MARK)
- 6. PIN 1 I.D. DOT IS 0.3mm Ø MIN. LOCATED ABOVE PIN 1.
- 7. MEETS JEDEC MO178, VARIATION AB.
- 8. SOLDER THICKNESS MEASURED AT FLAT SECTION OF LEAD BETWEEN 0.08mm AND 0.15mm FROM LEADTIP.
- 9. LEAD TO BE COPLANAR WITHIN 0.1mm.
- 10. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 12. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PWFREE (+) PKG. CODES.

SYMBOL	MIN	NDMINAL	MAX			
Α	0.90	1.25	1.45			
A1	0.00	0.05	0.15			
A2	0.90	1.10	1.30			
b	0.35	0.40	0.50			
С	0.08	0.15	0.20			
D	2.80	2.90	3.00			
E	2.60	2.80	3.00			
E1	1.50	1.625	1.75			
L	0.35	0.45	0.60			
L1		0.60 REF.				
e1	1.90 BSC.					
е	0.95 BSC.					
α	0°	2.5°	10°			

PKG CODES: U6-1, U6-2, U6-4, U6CN-2, U6SN-1, U6F-6, U6FH-6; U6FH-7

** U6FH-7 TO BE USED FOR NP42 PARTS ONLY.

/VI/IXI/VI


TITLE

PACKAGE DUTLINE, SOT 6L BODY


APPROVAL DOCUMENT CONTROL NO. | RE | 21-0058 | |

-DRAWING NOT TO SCALE-


Package Information (continued)




Package Information (continued)



Package Information (continued)



Package Information (continued)




UCSP.EPS

High-Output-Drive, 10MHz, 10V/μs, Rail-to-Rail I/O Op Amps with Shutdown in SC70


Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



	COMMON DIMENSIONS			
Α	0.64±0.05			
A1	0.24±0.03			
b	Ø0.30 REF			
D1	0.50 BASIC			
E1	1.00 BASIC			
е	0.50 BASIC			
SD	0.25 BASIC			
SE	0.00 BASIC			

PKG.	VARIA DIMENS	DEPOPULATED	
CODE	E	D	BUMPS
R61A1+1	1.52±0.05	1.00±0.05	NONE
R61B1+1	1.57±0.05	1.05±0.05	NONE
R61C1+1	1.57±0.05	1.16±0.05	NONE



-DRAWING NOT TO SCALE-

- 1. Terminal pitch is defined by terminal center to center value.
- 2. Outer dimension (D & E) is defined by center lines between scribe lines.

SIDE VIEW

- 3. All dimensions in millimeters.
- 4. Marking shown is for package orientation reference only.
- 5. Tolerance is ± 0.02mm unless specified otherwise.
 6. All dimensions apply to PbFree (+) package codes only.

TITI F:

Backside Coat 0.025-0.050


PACKAGE OUTLINE

6 BUMPS, 2x3 ARRAY, UCSP (R) PKG

DOCUMENT CONTROL NO. 21 - 0228

Package Information (continued)


For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.




21-0190

-DRAWING NOT TO SCALE-

Package Information (continued)





Package Information (continued)



Package Information (continued)

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.






COMMON DIMENSIONS				
SYMBOL	INCHES		ММ	
SIMBUL	MIN.	MAX.	MIN.	MAX.
Α	.053	.069	1.35	1.75
A1	.004	.010	0.10	0.25
b	.014	.019	0.35	0.49
U	.007	.010	0.19	0.25
Ε	.150	.157	3.80	4.00
e	.050 BSC		1.27 BSC	
Н	.228	.244	5.80	6.20
L	.016	.050	0.40	1.27
α	0*	8*	0*	8*

VARIATION A					
SYMBOL	INCHES		ММ		
SIMBUL	MIN.	MAX.	MIN.	MAX.	
D	.189	.197	4.80	5.00	
N	8				
MS012	AA				
PKG. CODE	\$8-2, \$8-4, \$8-5, \$8-6F, \$8-7F, \$8-8F, \$8-10F, \$8-11F, \$8-16F				

VARIATION B					
SYMBOL	INCHES		ММ		
	MIN.	MAX.	MIN.	MAX.	
D	.337	.344	8.55	8.75	
N	14				
MS012	AB				
PKG. CODE	S14-1, S14-4, S14-5, S14-6; S14M-4, S14M-5, S14M-6, S14M-7				

VARIATION C				
SYMBOL	INCHES		ММ	
SIMPLE	MIN.	MAX.	MIN.	MAX.
D	.386	.394	9.80	10.00
N				
MS012	AC			
PKG. S16-1, S16-3, S16-5, S1 S16-8, S16-7F, S16-9F, S16-10F; S16M-3, S16M-6			F.	



NOTES:

- 1. ALL DIMENSIONS ARE IN MILLIMETERS UNLESS OTHERWISE SPECIFIED.
- 2. MATERIAL MUST COMPLY WITH BANNED AND RESTRICTED SUBSTANCES SPEC # 10-0131.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE MOLD PROTRUSION IS 0.15 MM (.006") PER SIDE.
- 4.
- LEADS TO BE COPLANAR WITHIN 0.10mm (.004").
- 5. MEETS JEDEC MS012
- 6. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND POFREE (+) PKG. CODES.

-DRAWING NOT TO SCALE-

TITLE: PACKAGE DUTLINE,	
8L, 14L, 16L SDIC 150 INCH	
APPROVAL DOCUMENT CONTROL NO. REV	1/1

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
7	7/08	Added 6-pin µDFN package for the MAX4231	1, 2, 8, 13
8	10/08	Corrected top mark for MAX4321, 6 SOT23 package; changed MAX4320 and 4321 to lead-free packages	1
9	10/08	Added shutdown pin limits	3, 4
10	12/08	Added automotive part number	13
11	9/09	Corrected top mark designation and pin configuration, and added UCSP package	1, 2, 8, 13
12	1/10	Updated Absolute Maximum Ratings section	2
13	1/11	Added 10 µMAX to Package Information section	14
14	10/11	Updated <i>Electrical Characteristics</i> table with specs for bias current at various temperatures	1–4
15	3/12	Updated thermal data in the Absolute Maximum Ratings.	2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.